3050 Micron Semiconductor Mexico, S.de R.L. de C.V. is seeking a DRAM Design Engineer to transform schematics into layouts for fabrication reticules. Responsibilities include designing IP layouts, verifying layouts for quality, and ensuring timely project delivery. The ideal candidate should have a Bachelor's in Electrical or Electronics Engineering and at least 3 years of experience in advanced CMOS layout design. Strong problem-solving skills and proficiency with Cadence tools are essential. #J-18808-Ljbffr
Dram Layout Design Engineer – Ip Layout & Verification Lead
3050 MICRON SEMICONDUCTOR MEXICO, S.DE R.L. DE C.V.
jalisco, jalisco
Publicado hace 7 días
Denunciar empleo